ADC 6021 Specifiche Scaricare il pdf (Pagina 17)

MYXPM6021*

Revision 1.1 - 10/21/14

*Advanced information. Subject to change without notice.

MYXPM6021*

Form #: CSI-D-685 Document 011

7.1.10 IRQ

IRQ is an active high dedicated output signal that generates interrupts to the SOC. It is asserted when at least one

unmaskedinterruptbitissetinthe1stlevelinterruptregister.ItisvalidwhenRSMRST_B=1(de-asserted).Themaximum

latencyfromtheIRQdetectiontotheassertionoftheIRQlineis1ms.

7.1.11 I2CM_CLK

I2CclocksignalfromMYXPM6021toexternalI2CEEPROM.

7.1.12 I2CM_DATA

I2CdatalinebetweenMYXPM6021andexternalI2CEEPROM.

7.1.13 PWRBTNIN_B

Systempowerbuttoninputsignal,whichisinternallyconnectedtoVSYSviaa20kΩresistor.Itincludesa30msdebouncer

fromproperfunctionwhichavoidsdetectionduringbouncingcontacts.

7.1.14 PWRBTN_B

MYXPM6021passesthepowerbuttoninputinformationviathePWRBTN_BoutputsignaltotheSOC.PWRBTN_Bisa

levelshiftedcopyofPWRBTNIN_Bafterthe30msde-bouncer.PWRBTN_BisvalidwhenRSMRST_B=1(deasserted).

7.1.15 PLTRST_B

PLTRST_BisanactivelowdedicatedinputsignalfromtheSOCthatindicatestheSOCalreadycomesoutofresetupon

de-assertion(PLTRST_B=1).PleasenotethatPLTRST_BisnotapowerstateindicationsignalwhileSLP_S*_B(i.e.SLP_

S0IX_BorSLP_S3_BorSLP_S4_B)signalsare.PMICignoresthePLTRST_Bifitisinoneofthestandbystates.

7.1.16 SLP_S0iX_B

SLP_S0IX_Bisan activelow dedicatedinputsignalfromtheSOCthatindicatesSX stateentry uponassertion(SLP_

S0IX=LOW)andexituponde-assertion(SLP_S0IX=HIGH).TheassertionoftheSLP_S0IX_BsignalfromtheSOClaunches

SOC_SXentrysequence.ItisonlyconsideredifRSMRST_B=1.

7.1.17 SLP_S3_B

SLP_S3_BisanactivelowdedicatedinputsignalfromtheSOCthatindicatesS3stateentryuponassertion(SLP_S3_

B=LOW)andexituponde-assertion(SLP_S3_B=HIGH).Theassertion/de-assertionoftheSLP_S3_Bsignalfromthe

SOClaunchesSOC_S3stateentry/exitsequence.ItisvalidwhenRSMRST_B=1(de-asserted).

1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 112 113

Nessun commento

ADC 6021 Specifiche Pagina 17